



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... 09/665,920  
Filing Date ..... Sep 20, 2000  
Inventorship ..... Haba et al.  
Applicant ..... Rambus Inc.  
Group Art Unit ..... 2841  
Examiner ..... Phan, T.  
Attorney's Docket No. .... RB1-008US  
Title: Multi-Channel Memory Architecture

**RESPONSE TO 12/06/01 OFFICE ACTION**

To: Commissioner of Patents and Trademarks  
Washington, D.C. 20231

From: Daniel L. Hayes (Tel. 509-324-9256; Fax 509-323-8979)  
Customer No. 29150



29150

PATENT & TRADEMARK OFFICE

**AMENDMENTS**

**In the Claims**

Please cancel claims 9, 10, and 22.

Please replace remaining claim 1-8, 11-21, and 23-30 with the following,  
which claims 31-38 are newly submitted (marked-up versions of the amended  
claims, showing additions and deletions, are included at the end of this document).

1. (Amended) An apparatus comprising:

a substrate having first and second opposite edges;

a plurality of memory devices disposed on the substrate;

a plurality of channels extending between the opposite edges, wherein each

of the plurality of memory devices is coupled to one of the plurality of channels;

and

05/03/2002 NHCHAMM1 00000052 120769 09665920

01 FC:103 90.00 CH  
02 FC:102 168.00 CH  
LEE & HAYES, PLLC

#4/Ext. of  
Time (2)/  
Mod A  
R. Tyson  
5/8/02

RECEIVED  
MAY - 6 2002  
TECHNOLOGY CENTER 2800

09665920  
62001 00000052 120769  
05/03/2002 NHCHAMM1 00000052 120769  
400.00 CH  
03 FC:116